Sale!
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design - eBook

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design – eBook

eBook details

  • Author: Stuart Sutherland
  • File Size: 12 MB
  • Format: PDF
  • Length: 488 pages
  • Publisher: Sutherland HDL, Inc.
  • Publication Date: June 15, 2017
  • Language: English
  • ASIN: B071GY6MND
  • ISBN-10: 1546776346
  • ISBN-13: 9781546776345

Original price was: $120.00.Current price is: $18.00.

SKU: rtl-modeling-with-systemverilog-for-simulation-and-synthesis-using-systemverilog-for-asic-and-fpga-design-ebook Categories: , , , , Tags: ,